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Abstract—A Phase-Shift-Modulation (PSM) technique is 
proposed for an Active-Bridge-Active-Clamp (ABAC) 
topology. This topology is aimed for high power more-
electric-aircraft applications. The proposed PSM has a 
complete switching harmonics cancellation on the low 
voltage terminal, independently of the operating conditions 
by effectively interleaving inductor currents. This results in 
a DC current at the low voltage terminal without any AC 
components, thus minimizing the passive filtering 
requirements. Additionally, when terminal voltages vary 
from their nominal values, the maximum power transfer 
capability of the ABAC converter can be greatly improved 
by using the proposed PSM. In this paper, the limitations of 
the conventional modulation technique for the ABAC 
converter are introduced and analysed. Then, a PSM 
scheme is proposed, which can provide high quality power 
on the low voltage terminal whilst maintaining high power 
transfer capability and efficiency in a wide operating range. 
The theoretical claims are validated by both simulation and 
experimental results on a 10kW 270V/28V ABAC 
converter. 
Index Terms— Isolated DC-DC converter, Current-Fed 
Dual Active Bridge (CF-DAB), Active-Bridge-Active-
Clamp (ABAC) converter. 
I. INTRODUCTION 
A DC voltage level of 270V is currently being adopted in 
modern civil aircrafts like, for example, the Airbus A380 and 
the Boeing B-787 and in fighters like the Lockheed Martin F-
35. Many large aircrafts use a combination of voltage levels, 
with 28VDC frequently being used to power critical loads, such 
as avionics [1]. Therefore, a high step up/down DC/DC 
converter is needed to interface the high and low DC buses. 
Amongst other DC/DC converters [2], the Dual-Active-Bridge 
(DAB) is often investigated for its bidirectional power flow and 
galvanic isolation [3]. The DAB also features high efficiency 
when input and output voltages are kept at their nominal values. 
This is benefited from the inherent Zero Voltage Switching 
(ZVS) in all the semiconductor devices [4]. However, large 
current ripple is expected on the Low Voltage (LV) converter 
terminal [5]. This poses requirement for large passive filters. In 
addition, active suppression techniques are required to mitigate 
potential resonances between LV terminal and LV source/load 
[6]. 
Different topologies derived from the DAB concept have been 
extensively studied. A series resonant DC/DC converter is 
analysed in [7], where all the switches can achieve both ZVS 
and Zero Current Switching (ZCS). A hybrid between a LLC 
resonant and a DAB converter is proposed in [8], where the 
LLC is responsible for low power operation while the DAB 
contributes to the high power range. Tapped transformer and 
resonant tanks are employed in [9] to widen ZVS range. A 
fixed-frequency controlled series-resonant converter and its 
centre aligned modulation are studied in [10], which decouples 
the voltage gain from operating power and frequency. 
However, none of the research contributions mentioned above 
can deal with the LV current ripple effectively. To cope with 
the stringent power quality requirement in More-Electric-
Aircraft (MEA), a DC inductor can be connected in series to the 
LV bridge [11] to suppress the current ripple. However, this 
poses difficulties in current commutation. Therefore, instead of 
configuring the inductor in series to the LV bus, it can be placed 
between the pole of the LV bridge and LV source/load. A soft-
switched bidirectional half-bridge DC-DC converter is 
proposed in [12]. This configuration not only can reduce the 
current ripple on the LV terminal, but can also increase the 
voltage step up/down capability, making the transformer easier 
to design. However, capacitors in the half bridge circuit need to 
handle the current flowing through the transformer. This 
requires capacitors with large current rating, thus making the 
topology less attractive in high power applications. 
Additionally, two inductors can be placed between LV 
source/load and LV bridge poles, and they are interleaved at the 
LV terminal [13]–[15]. This type of current-fed DAB converter 
can provide interleaved current paths on the LV terminal, 
reducing requirement for passive filtering. The S-DAB 
topology proposed in [16] features also an interleaved structure, 
which incorporates two half bridges on the LV side. Diodes are 
used to achieve zero current switching (ZCS). In this 
configuration, DC transformer bias can be naturally suppressed 
without applying active controls [17], [18].  
In this paper, a topology named Active-Bridge-Active-
Clamp (ABAC) is introduced. It is a viable alternative to 
classical DAB in MEA applications [15], [19]. The term “active 
bridge” refers to the H-bridge on the primary side of the 
transformer, and “active clamps” describes the four half bridge 
clamp circuits on the secondary. The ABAC topology provides 
bidirectional power transfer capability and extra degrees of 
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freedom to effectively cancel the LV terminal current ripple. In 
fact, when the single secondary winding structure of the ABAC 
converter is considered for high power low voltage 
applications, the high current on the LV side requires the 
paralleling of semiconductor devices. Alternatively, an 
increased number of transformer secondaries can be introduced 
to reduce the current stress in each switching devices, thus 
reducing the requirements in terms of paralleling active devices. 
Thus, when the ABAC converter is considered for high power 
applications, a dual transformer secondary structure can be 
adopted. It is important to highlight that this configuration does 
not increase the number of active devices with respect to a 
single secondary structure at the same power rating. However, 
it provides an extra degree of freedom which can be used to 
thoroughly cancel switching harmonics on the LV terminal 
current in all operating conditions. 
In fact, past investigations on modulation for similar 
converters mainly focused on Phase-Shifting-Pulse-Width-
Modulation (PS-PWM) techniques. In [20], the phase shifts 
between the LV side half bridges are fixed at 180 degree while 
the duty cycles vary in order to control the clamp voltages. The 
clamp voltages determine the voltage magnitude of the quasi-
square wave on the transformer LV port. Voltage magnitude on 
the transformer LV port is manipulated to match with the 
transformer HV port value to enhance the efficiency. Moreover, 
authors in [21] proposed an alternative PS-PWM technique 
where a fixed deviation is imposed between the duty cycles for 
HV and LV bridges to achieve wider ZVS regions. Authors in 
[22] introduced another degree of freedom by controlling the 
duty cycle of the HV bridges independently of LV bridges, with 
the aim of optimising the transformer current. Furthermore, The 
work presented in [16] adapts the concept of trapezoidal current 
modulation usually used in a DAB [23] to a current-fed type. 
However, in this approach. maximum power transfer capability 
[24] is limited. Additionally, authors in [25] carried out an 
optimization on transformer RMS current by breaking the 
clamp voltage matching principle investigated in [20]. 
However, common issues with above mentioned PS-PWM 
methods are increased LV current ripple and limited power 
transfer capability when the terminal voltages vary from their 
nominal values.  
With the aim of providing a current-fed, bidirectional and 
isolated solution which is able to retain the aforementioned 
advantages of DAB, the Active Bridge Active Clamp (ABAC) 
converter with a dual secondary structure, shown in Figure 1, is 
introduced in this paper. The dual secondary structure of the 
ABAC provides enhanced LV terminal current quality at all 
operating points. A Phase-Shift-Modulation (PSM) technique is 
proposed in this paper with the goal of supplying a pure DC LV 
terminal current without AC components even before being 
filtered by the LV capacitors. The proposed PSM maintains the 
switching duty cycles at 50% of the sampling interval. It splits 
and shifts the active states of devices in one switching period to 
achieve complementary switching between the two 
secondaries. As a result, the proposed PSM is able to obtain 
complete inductor current interleaving. For this reason, it can 
achieve higher power transfer capability with respect to 
classical PS-PWM. On the other hand, PSM can cause higher 
transformer current stress when compared to PS-PWM. Hence, 
an optimisation of transformer current stress is also carried out 
with the proposed PSM technique. Closed-form expressions of 
operating phase shifts trajectories are derived. Consequently, 
efficiency can be improved, especially when HV and LV 
voltages vary from their nominal values. For this reason, a ZVS 
analysis is also carried out for the proposed converter, 
identifying factors that affect the soft switching region. 
The main contribution of this paper can be summarised as 
follow: 1) Drawbacks of conventional PS-PWM techniques for 
current-fed DAB are quantitatively analysed; 2) A PSM 
modulation technique is proposed for the dual secondary 
ABAC converter; 3) Transformer current stress and ZVS region 
analysis are carried out for the proposed PSM technique. It is 
also important to highlight that the proposed approach can be 
still applied to other current-fed topologies [13]–[16] in order 
to expands their maximum power capability when operating in 
voltage conditions which differ from their nominal values. In 
addition, when enough degrees of freedom are provided, 
complete current ripple cancellation can be achieved with the 
proposed method. 
The paper is structured as follows: in Section II, the ABAC 
operated with PS-PWM is described, and the issue of increased 
LV current harmonics when DC voltages are not at the nominal 
values is analysed. In Section III, a PSM technique is proposed 
that overcomes the limitations of PS-PWM. Operation analysis 
is conducted, and maximum power transfer capabilities of both 
PSM and PS-PWM are derived and compared. Moreover, 
transformer current stress is optimised, and a closed-form 
expression of the operation trajectories is derived. Finally, ZVS 
constraints for the ABAC converter are derived and discussed. 
Simulation and experimental results are presented for a 10-kW 
ABAC, reported in Section V and Section VI, respectively.  
II. ABAC CONVERTER STRUCTURE AND CONVENTIONAL 
MODULATION TECHNIQUE 
The ABAC topology is presented in Figure 1. A three port 
high frequency transformer with turn ratio N:1 is used. A full 
bridge circuit, associated with the high voltage side of the 
converter is connected to the primary winding of the 
transformer and generates the voltage vac1. On the low voltage 
side of the transformer, two interleaved half bridge clamp 
circuits are connected to each secondary through power transfer 
inductors Ls. The two secondary circuits are able to work 
independently, generating different voltages, vac2 and vac3. 
However, in applications where equal power sharing is required 
between the two secondary ports, the condition vac2 = vac3 is 
imposed. Cc are the clamp capacitors which serve as energy 
buffer between the transformer and the LV load. Lo are the 
output filter inductors, used to suppress the current ripple. 
Finally, the LV current ILV is filtered by LV capacitor Co before 
flowing into the LV load RL. 
There are several modulation schemes available for the 
ABAC converter [16], [22]. However these techniques present 
two main issues when VHV or VLV vary far from their nominal 
operating values. The first issue is that maximum power 
transfer capability is reduced. This will be discussed in section 
III.B. Another issues is that they present large current ripple on 
ILV, which can increase the requirement on passive filtering and 
potentially introduce resonance between the LV terminal and 
the LV source/loads [6]. As an example, one of the PS-PWM  
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Figure 1: The ABAC converter topology with a dual secondary structure. 
techniques [20] is discussed herein for the ABAC converter as 
depicted in Figure 2. 
Considering the structure of the ABAC converter in Figure 
1, the power transfer inductance Ls is placed on the LV side in 
order to provide decoupling between the two transformer 
secondaries. Due to this design constraint, in high power 
applications the value of Ls is usually of few hundreds of nH 
[15]. As a consequence, inductance with litz wires [26], in 
combination with the leakage inductance of the transformer can 
be used to implement the power transfer inductance. 
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Figure 2: Conceptual waveforms for the PS-PWM scheme in the ABAC 
converter where DdT is the duty cycle of switches. G1-G12 drive T1-T12 with 
G4=G1, G2=G3=not(G1), G6=not(G5), G8=not(G7), G10=not(G9) and 
G12=not(G11). 0< DdT<0.5.  
In the PS-PWM scheme shown in Figure 2, the inner phase 
shift between G1 and G3, G5 and G7, and G9 and G11, is always 
fixed at π. Therefore, LV inductor current pair iL1, iL2 and iL3, iL4 
are interleaved with a phase shift of π. The outer phase shift φ 
between G1 and G5 (G9) is used to control power transferred 
between transformer primary and secondary ports. The duty 
cycles of all switches are fixed at DdT. Referring to Figure 2, the 
relationships between duty cycle of the transformer quasi-
square wave voltages Dd and duty cycle of switches DdT are 
expressed as follow 
2 ,         0 0.5
2(1 ),  0.5 1
 
 
  
dT dT
d
dT dT
D D
D
D D
                  (1) 
Clamp voltages (vc1-vc4) are controlled by the duty cycle DdT. 
If clamp voltages are designed to match with the primary 
transformer voltage magnitude VHV/N, the voltage ratio rV can 
be calculated as 
LV
V dT
HV
NV
r D
V
                            (2) 
The use of PS-PWM can reduce the transformer current 
stress and its RMS value [22]. Additionally, Zero Voltage 
Switching (ZVS) operating region can also be expanded [21]. 
When DdT=0.5, the current ripples on LV currents iL1-iL4 are 
well cancelled and ILV is free of switching ripple. However, 
when DdT≠0.5 as shown in Figure 2, the current ripple 
cancellation for iL1-iL4 is compromised. Analysis is carried out 
here to evaluate the peak-to-peak variation of current ILV when 
DdT≠0.5. In steady state the following equations are satisfied: 
4
1
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
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2
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I V D
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where     is the DC component of the load current ILV, and fs is 
the switching frequency. Lo is the LV side output filter 
inductance. Substituting equations (2), (4)-(6) into (3), and 
conducting similar calculations for operation 0.5<DdT<1, 
expressions for ΔILV are reported in (7) 
2
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2( / )
(2 1) ,   when 0.5
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LV LV LV
o s HV HV
LV
HV LV LV LV
o s HV HV
V NV NV
L f V V
I
V N V NV NV
L f V V
  (7) 
According to equation (7), transformer turn ratio N is usually 
designed to match the following condition 
* *2HV LVV NV                            (8) 
where, V*HV and V*LV are nominal voltages. In this case, ∆ILV is 
equal to zero. It can also be observed from equation (7) that ∆ILV 
is increased when VHV or VLV vary from their nominal values. 
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This results in higher requirement for LV side passive filters to 
suppress the harmonics from propagating into LV terminal DC 
networks. 
III. THE PROPOSED MODULATION TECHNIQUE 
In order to solve the issues discussed in the previous section, 
a phase shift based modulation scheme is introduced in [27]. 
However, this method may present DC offset to transformer 
and deviation to inductor current DC values when applied to the 
ABAC converter. Therefore, an improved Phase-Shift-
Modulation (PSM) is proposed here as shown in Figure 3. The 
duty cycle of the switches is fixed at 50% irrespective of the 
converter voltages and power. As can be seen from Figure 3 and 
considering G7 as an example, the sum of the active period in 
one switching cycle is π. The active time of G7 is split into two 
parts in period θ7- θ15. The first part is shifted to the start of this 
switching period while the second part is shifted to the end of 
this switching period. Therefore, signals G7 and G9 are 
complementary. It is important to highlight that since the 
switches T7 (driven by signal G7) and T9 (driven by signal G9) 
are always complementarily switched, therefore the LV 
currents iL2 and iL3 are always interleaved. The same behaviour 
can be observed on switches T5 and T11. Therefore, ILV is ripple-
free at any operating points. However, the inductor currents 
have now an increased period of 2Ts in the proposed PSM, as 
the shape of the inductor currents is defined by the gating 
signals G5-G11. In addition, the clamp circuits determine the 
transformer secondary port voltages vac2 and vac3. In particular, 
G5, G7 and G9, G11 are used to generate vac2 and vac3, 
respectively. According to the driving signals, the transformer 
secondary voltage vac2 can be generated as vac2 = vc1G5 - vc2G7, 
while the phase shift value φ is related to the phase shift 
between G1 and G5. From Figure 3, it can be noted that, in half 
switching cycle, the pulse duration in both voltages vac1 and vac3 
(vac2) present the same value of πDd, where Dd can vary from 0 
to 1. On the other hand, the outer phase shift between 
transformer primary and secondary voltages, φ, can vary from 
0 to 2π. With this modulation scheme, Dd and φ can be 
independently controlled in order to optimise the operation of 
the converter.  
There are many ways to generate the gating signals for LV 
side switches. The proposed PSM requires the generation of 
variable phases for LV side bridges between two adjacent 
switching periods. The proposed gating signal generation is 
shown in Figure 4 where counters for each EPWM module are 
independently driven. Counters are compared with a fixed value 
equal to 50% of the counter maximum Cmax to generate on/off 
signals G1-G12. EPWM4-EPWM7 are responsible for 
generating the driving signals for the secondary switches T5-
T12, respectively. Since each leg is complementarily switched, 
only the gates of the upper switches in each half bridge are 
shown in Figure 4. The red dashed lines in Figure 4 represent 
the boundary, where phase updates are taken place. Phase 
updating values for each EPWM counters are listed in TABLE 
I where δ= π(1-Dd) is the zero voltage state on vac2/vac3. It can 
be noted that EPWM4A (G5) and EPWM7A (G11) always have 
a phase difference of π, as the same for EPWM5A (G7) and 
EPWM6A (G9). Therefore, 180 degree phase shifts between iL1 
and iL4 also iL2 and iL3 are guaranteed and comprehensive LV 
terminal current ripple cancellation can be achieved.  
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Figure 3: Typical waveforms for operation 0<φ/π<Min{1-Dd,Dd} (mode IV) 
using the proposed PSM scheme where G1-G12 drive T1-T12 with G4=G1, 
G2=G3=not(G1), G6=not(G5), G8=not(G7), G10=not(G9) and G12=not(G11). 
Operating modes I - IV are discussed below in “A. Operation analysis” and 
summarised in Table II.  
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Figure 4: Generation of the switching signals by only phase shifting the 
carriers. 
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Figure 5: Equivalent circuits in Mode IV 
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TABLE І 
COUNTER UPDATING VALUES FOR EACH EPWM MODULES 
SWITCHING PERIOD I II 
EPWM4A  0 δ 
EPWM5A  δ+π π 
EPWM6A  δ 0 
EPWM7A  π δ +π 
The main difference between proposed PSM and PS-PWM 
can be summarised as follow. In the proposed PSM scheme, the 
duty cycle over one switching period for the LV side clamp 
switches is fixed at 50% and the clamp circuits operate similarly 
to an interleaved boost converter. Thus, at steady state, Vc = 
2VLV can always be obtained. The asymmetrical duty cycle of 
T7 and T11 is complementary to the duty cycle of T9 and T5. As 
a result, inductor currents iL1-iL4 present complementary AC 
components and complete ripple cancellation. On the other 
hand, using the classical PS-PWM method, the duty cycle of the 
LV side switches are used to control the clamp voltages 
accordingly to the variation of the HV terminal voltage VHV. 
This result in different power transfer capability and LV 
terminal current quality when the two modulation techniques 
are compared, as shown in the following subsections. 
A. Operation analysis 
Due to the two degrees of freedom available, four operating 
modes are possible as shown in Table II. As an example, 
operating mode IV is taken into consideration during the 
analysis, accordingly to the waveforms shown in Figure 3 (a). 
Since the transformer current is2 is symmetrical, only half of the 
switching cycle, from θ0- θ4 in Figure 3(a), is analysed. A 
typical operation stage analysis in Mode IV with equivalent 
circuits is shown in Figure 5.  
The analysis considers switches with no parasitic 
capacitances and dead times, and stages are described as 
follows: 
Stage 1 (θ0- θ1): At θ0, T1 is switched on while T2 is switched 
off. Current is commuted from the body diode of T2 to T1. With 
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the increase of is2, natural commutation happens from the body 
diode of T6 to T6 and also from T9 to its body diode. During this 
period, the transformer secondary current is2(θ) can be 
calculated as: 
2 2 0 0( ) ( ) ( )
2
   

  HVs s
s s
V
i i
Nf L
                  (9) 
Stage 2 (θ1- θ2): At θ1, T5/T12 is switched on while T6/T11 is 
switched off. Current is commuted from T6 to the body diode 
of T5 and from T11 to the body diode of T12, hence T5 and T12 
are soft switched. During this period, the transformer secondary 
current is2(θ) can be calculated as: 
2 2 1 1( ) ( ) ( )
2
   


  
HV
c
s s
s s
V
V
Ni i
f L
              (10) 
where Vc is the clamp capacitors voltage in steady state. 
Stage 3 (θ2- θ3): At θ2, T3 is switched on while T4 is switched 
off. Current is commuted from T4 to the body diode of T3, hence 
T3 is soft switched. With the decreasing of is2, natural 
commutation happens from T3/T5/T9 body diode to T3/T5/T9. 
During this period, the transformer secondary current is2(θ) can 
be calculated as: 
2 2 2 2( ) ( ) ( )
2
   

  cs s
s s
V
i i
f L
              (11) 
Stage 4 (θ3- θ4): At θ3, T7/T10 is switched on while T8/T9 is 
switched off. Current is commuted from the body diode of T8 
to T7. Current is also commuted from T9 to T10 body diode, 
hence T10 is soft switched. During this period, the transformer 
secondary current is2(θ) remains unchanged. Therefore: 
2 2 3( ) ( ) s si i                              (12) 
Due to symmetrical operation: 
2 0 2 4( ) ( )  s si i                            (13) 
Then, substituting (9)-(12) into (13), currents is2(θ0)-is2(θ4) are 
derived and summarised in Table II. The power transferred for 
a dual secondary structure can be calculated as: 
4
0
2 3
4
( , ) ( ) ( )

 
   d s ac
s
P D D i v d
T
              (14) 
where Dφ is defined as φ/π. 
Furthermore, by imposing constraints (1) and (2), results in 
Table II are also applicable to PS-PWM, shown in Figure 2.  
The transferred power is expressed in per-unit with the base 
power Pbase defined as: 
4
 HV Cbase
s s
V V
P
N f L
                            (15) 
Where conditions Vc = VHV/N and Vc = 2VLV are applied to PS-
PWM and PSM, respectively, the base power for the two 
modulations under analysis are: 
2
( ) 24
 
H V
b a se P S P W M
s s
V
P
N f L
                   (16) 
( )
2
 H V L Vbase PSM
s s
V V
P
N f L
                         (17) 
Similarly, the LV side currents can be expressed in per-unit, 
with the base Ibase defined as: 
2
 L Vbase
s s
V
I
f L
                           (18) 
Similar calculations can also be conducted for other modes 
(I, II and III), and results for buck operation (power transferred 
from the HV bus to the LV bus) are summarised in Table II. For 
boost operation, the same approach can be applied. However, 
detailed analysis is omitted in this paper for brevity. 
B. Maximum power transfer analysis 
The power contour plot P(Dd,Dφ) for the ABAC converter is 
shown in Figure 6 according to Table II, considering all four 
modes of buck operation. When Dd = 1, φ = π/2, maximum 
power can be delivered using PSM. On the other hand, when 
the ABAC converter is modulated with PS-PWM, Dd is related 
to the voltage ratio rV as indicated in equations (1) and (2). For 
such reason the condition Dd = 1 is not always achievable for 
PS-PWM. 
 
Figure 6: Power contour plot of the ABAC converter. 
Referring to Figure 6, the maximum transfer power for both 
modulations can be expressed as in (19) and (20) by combining 
equations (1), (2), (16), (17) with the expressions in Table II. 
2
max( ) ( )(1, 0.5)
2
LV
PSM base PSM
s s V
V
P P P
f L r
                (19) 
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
  
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 
 

      (20) 
In order to compare power transfer capability of the two 
modulations under analysis, a maximum power ratio is defined 
in (21) as the ratio between the maximum power achievable 
with PS-PWM and PWM considering the same design 
parameters, respectively.  
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The same equation is plotted in Figure 7 as a function of the 
voltage ratio rv. The PSM approach has the ability to deliver 
more power than PS-PWM when rV is lower than 0.25 or higher 
than 0.5.  
The ability of providing full power over a wide operating 
range is a key requirement in aerospace applications. For 
example, when the More Electric Aircraft concept is considered, 
the bus voltages may present wide variations with the voltage 
ratio rV typically having a range from 0.36 to 1. In fact, the 
EN2282 standard is usually considered for the LV bus, with 
voltage variations ranging from 22V to 30V. For the HV DC 
bus, standard MIL-STD-704 describes a normal operating 
condition range of 250V to 300V. However, the voltage 
variation can be even larger, since standards are currently under 
definition for civil more electric aircraft and converter 
operation with degraded performances may be required at lower 
voltage values. Additionally, the converter has to be able to 
provide the full power for a certain amount of time when a short 
circuit fault happens on DC buses to allow the circuit breakers 
to operate [28], [29]. This requirements can also be applied to 
Solid State Power Controllers (SSPC), as for example the 
SPDC130D28 from Sensitron Semiconductor [30], which 
usually use its I2t curve to trip operations in case of fault. In 
presence of DC short circuit fault, the DC bus voltage will drop, 
and it is essential for the ABAC converter to still be able to 
provide enough current to allow the SSPC to operate properly. 
Potential voltage working range in 
More Electric Aircraft (MEA)
 
Figure 7: Power ratio Pr plot against the voltage ratio rV. 
C. Current stress minimisation 
It can be observed from Figure 6 that there are several 
combinations of Dd and φ/π able to transfer the same power 
through the converter. This redundancy allows to obtain higher 
efficiency and power density if optimised solutions are 
considered. Amongst all the possible targets for this 
optimisation, the transformer current peak value represents a 
viable parameter to minimise in order to achieve higher 
efficiency and reduce the HF transformer weight and volume. 
The transformer current peak value is defined as: 
2 0 2 1 2 2 2 3{ ( ) , ( ) , ( ) , ( ) }peak s s s sI Max i i i i            (22) 
Based on equation (22), the transformer current peak value is 
minimised as follows: 
Objec :  
0
 : 0 1
( , / )
peak
d
ref d
tive Min I
Subject to D
P P D
 
 
  

 
 
               (23) 
The obtained results for buck operation are expressed in 
equations (24) and (25).  
The minimised transformer current peak value trajectories 
are plotted in Figure 8 together with the normalised power 
contour. In operation modes I and II (illustrated in Figure 6), 
high current stress on the transformer can be noted. Therefore, 
operation in these two modes is avoided following the designed 
trajectories. All the trajectories are confined within operation 
modes III and IV, characterised by lower transformer current 
peak value. When HV and LV match (rV = 0.5), the minimum 
current stress trajectory coincides with the line Dd  = 1, 
indicating that the Phase-Shift-Modulated-Single-Phase-Shift 
(PSM-SPS), also known as “Dd = 1 mode” in [25], can achieve 
minimal current stress. With the variation of rV from 0.5, the 
minimum transformer current stress trajectory shows different 
trends. Figure 8 considers only buck operations (φ > 0). 
However when boost operation (φ < 0) is considered 
symmetrical trajectories, with respect to the x axis of Figure 8, 
can be obtained. 
2 1 2 1
,                        
2 1 4
,when 0.5
3- 2 2 1
(2 1) ,         
2 4
 
 
 
 
 
 
 
   

V V
V V
d V
V V
V
V
r r
r r
D r
r r
r
r
   (24) 
1 2 1 2
,                      
1 2 2
,when 0.5
2(1 2 ) 6 1 1 2
,       
4 4 2
 
 
 
 
 
 
    
  

V V
V
d V
V V V
V V
r r
r
D r
r r r
r r
 (25) 
  
Figure 8: Minimum current stress trajectories with different voltage ratio rV. 
D. Zero Voltage Switching (ZVS) analysis 
To simplify the ZVS analysis, the dead time is neglected, as 
well as the parasitic capacitances of the devices. Therefore, in 
this approximated analysis, ZVS occurs when the current flows 
through the body diode of the device when turning it on. Thus, 
constraints to achieve ZVS for both HV and LV bridges are 
summarised in Table III where Is2(0)-Is2(3) are normalised 
variables, representing secondary transformer current values at 
the switching instants as illustrated in Figure 3. 
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Figure 9: ZVS regions when operating on the minimum transformer current trajectory with m=3.3 for (a) HV bridges, (b) LV bridges and (c) overall converter. 
TABLE ІII 
ZVS CONSTRAINTS FOR BOTH HV AND LV BRIDGES 
 Mode III Mode IV 
HV 
T1,T2 Is2(0)<0 
T3,T4 Is2(3)>0 Is2(2)>0 
LV 
T5,T9 
Is2(2)> IL(0) 
Is2(1)> IL(2) 
Is2(1)> IL(0) 
-Is2(3)> IL(2) 
T7,T11 
Is2(1)> IL(0) 
Is2(2)> IL(2) 
Is2(1)> IL(2) 
-Is2(3)> IL(0) 
T6,T10 
-Is2(2)< IL(1) 
-Is2(1)< IL(3) 
-Is2(1)<IL(1) 
Is2(3)<IL(3) 
T8,T12 
-Is2(1)< IL(1) 
-Is2(2)< IL(3) 
-Is2(1)< IL(3) 
Is2(3)< IL(1) 
The utilisation of the PSM scheme leads to expressions of the 
inductor current that are different from the ones proposed in 
[14]. Therefore, inductor current iL1-iL4 values at switching 
instances are calculated as follows: 
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where IL(0)-IL(3) are normalised variables, representing inductor 
current values at switching instances as illustrated in Figure 3. 
Values of currents are all normalised to Ibase as in (18), and m is 
defined as the ratio between output inductance and power 
transferring inductance 
0
s
L
m
L
                                     (27) 
If the operation of the converter is assumed to follow the 
minimum transformer current stress trajectories, by substituting 
equations in Table II, (24), (25) and (26) into the ZVS 
constraints in Table III, the ZVS region can be derived. It is 
important to highlight that the ZVS regions depend only on rV, 
φ and m. In Figure 9 the ZVS area is plotted as a function of rV 
and φ/π, when m=3.3. The HV bridges can achieve ZVS for the 
whole operating range with rV  values smaller than 0.5 while 
LV bridges can achieve wider ZVS region for values of rV 
higher than 0.5. The overlap between these two ZVS regions 
correspond to soft-switching of the whole converter when m 
equals 3.3 (practical values of Ls = 0.5μH, Lo = 1.65μH are 
considered) and it is shown in Figure 9 (c). 
IV. SIMULATION RESULTS 
The simulation diagram is shown in Figure 10. A 
proportional Integral (PI) controller for LV voltage regulation 
drives the optimised PSM scheme. In fact, even if several 
different control techniques can be applied to the ABAC 
converter, the work in this paper focus only on modulation 
techniques and, for such reason, a simple PI control scheme has 
been considered. The PI controller design has to take into 
account the different modes of operation and voltage ratio rV. 
For example, a transition between Mode III and Mode IV 
results in different small signal models for the ABAC converter 
and, as a consequence, a different sets of PI parameters has to 
be considered. Similarly when the voltage ratio rV changes, the 
small signal model for the ABAC converter also changes and 
the PI controller needs to be re-tuned. However, the control 
tuning does not affect the analysis carried out on the proposed 
modulation and, for such reason, the PI controller parameters 
have been empirically obtained in each operating point. 
The converter parameters are listed in Table ІV and 
correspond to those of the experimental converter discussed in 
section V, where Pc represents the power transfer capability 
under all the voltage operating conditions. Simulation results 
are obtained using Plexim PLECS software.  
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Figure 10: Block diagram of the simulated system. 
TABLE ІV 
ABAC CONVERTER PARAMETERS 
Symbol Description Value 
VHV HV range 150-300 V 
V*HV Nominal HV voltage 270V 
VLV LV range 22-30 V 
V*LV Nominal LV voltage 28V 
P* Rated power 10 kW 
Pc Power capability >5 kW 
fs Switching frequency 100 kHz 
N Transformer turn ratio 5 
Co Output capacitance  24 uF 
Cc Clamp capacitance 150 uF 
Ls Power transfer inductance 500 nH 
Lo Output inductance 1.65 uH 
Vp-p Max peak-to-peak on LV 560mV 
Substituting the values from Table IV into equation (7), the 
contour plot of ΔILV can be drawn as shown in Figure 11. It can 
be observed that when VHV = 300V and VLV = 22V, a maximum 
peak-to-peak ripple of 71.1A on ILV is predicted when using PS-
PWM. This is confirmed by the simulation shown in Figure 12 
(b). However, when PSM is utilised as illustrated Figure 12 (a), 
LV current ripple are effectively cancelled, and there is ideally 
no need for any passives to filter the current ILV. This feature 
gives the ABAC converters an advantage in applications where 
batteries or fuel cells are integrated on the LV terminal. It is 
worth mentioning that due to the the shape of the inductor 
currents is controlled by the gating signals G5-G11, different 
adjacent active state periods of G5-G11 make the inductor 
current ripple varying between single sampling intervals Ts. 
Therefore, by using the proposed PSM technique, the inductor 
currents presents repetitive waveform every two sampling 
intervals (i.e. every 2Ts) rather than one. This is the 
consequence of applying the proposed modulation, which helps 
to achieve complete ripple cancellation on ILV. 
When a MEA application is considered for the ABAC 
converter, VHV can typically change in a range 150V-300V 
while VLV can vary from 22V to 30V. Therefore, the range for 
the voltage ratio rV is 0.36-1. According to Figure 7, in this 
practical range, PSM has greater advantage in transferring more 
power when rV gets close to 1. For example, considering a case 
when VHV = 150V, VLV = 28V and the voltage ratio rV equals to 
0.93. Referring to equations (19) and (20), the maximum 
transfer power for PS-PWM is 160W while it is possible to 
transfer 8.4kW using the proposed PSM. Simulations are shown 
in Figure 13. Notably, the duty cycles for both transformer port 
voltages in case of PS-PWM are very small. This essentially 
limits the maximum transferred power. However, in case of 
PSM, the duty can be modified accordingly with the power. 
 
Figure 11: Contour plot of LV current peak-to-peak value ΔILV according to 
equation (7) using practical parameters from Table IV. 
 
(a) 
 
(b) 
Figure 12: Simulation waveforms for (a) PSM VHV=300V, VLV=22V and 
P=5kW, and (b) PS-PWM VHV=300V, VLV=22V and P=5kW, emphasising on 
LV current ripple cancellation. 
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(a) 
 
(b) 
Figure 13: Power transfer capability comparison. (a) PSM VHV=150V, VLV=28V 
and P=8kW, and (b) PS-PWM VHV=150V, VLV=28V and P=30W. 
A transition between Mode IV and Mode III is shown in 
Figure 8 where the trajectory lines are all linear and continuous 
across two modes. As mentioned at the beginning of this section, 
due to the converter model changes between Mode III and 
Mode IV when power changes, different sets of PI parameters 
are required to ensure performance. However, the voltage 
control has been implemented considering, on purpose, a very 
small control bandwidth. This has been required with the only 
scope of providing accurate steady state results, with slow 
dynamic performances and negligible disturbance rejection 
since the paper focus only on modulation and the control 
dynamic performances are not considered in this work. In this 
simulation HV and LV are connected to 300V and 22V voltage 
sources, respectively. As can be observed in Figure 14, the 
transition between modes is smooth. 
 
Figure 14: Seamless mode transition from 1kW in Mode IV to 10kW in Mode 
III under voltage condition: 300V/22V 
Finally, losses for all the active devices including HV side 
and LV side switches are evaluated. The components in Table 
V are used in both simulation and experiment. Losses are 
estimated in PLECS based on datasheet parameters.  
TABLE V 
COMPONENTS INCLUDED IN THE LOSSES ESTIMATION 
Component Description Main Parameters 
HV switches 
Wolfspeed 
C2M0025120D 
SiC MOSFET 
1.2kV/90A 
RDS(ON) = 25mΩ 
EON/EOFF = 1.4J/0.3J 
LV switches 
Infineon 
IPT020N10N3 
Si MOSFET 
100V/300A 
RDS(ON) = 2mΩ 
2 devices in // per switch 
Semiconductor losses under four different input/output 
voltage conditions on the whole converter power range are 
evaluated. It is worth pointing out that the loss evaluation is 
only meant to compare different modulation schemes rather 
than to provide an accurate overall efficiency prediction for this 
converter. The evaluation comprises both switching and 
conduction losses. Comparisons between modulations PS-
PWM [20], PSM-SPS [25], PS-TRM [27] and PSM are carried 
out based on the same design parameters.  According to p1 and 
p2 in Figure 15, PS-PWM presents the advantage over other 
schemes in terms of losses from switching devices. This is 
expected as in the case of PS-PWM, transformer current is 
lower in both peak and RMS value than others [22]. The 
increase in loss compared to PS-PWM is the major shortcoming 
of PSM. However, under voltage operating points p3 and p4, 
the conventional PS-PWM approach can hardly transfer any 
power, and PS-PWM cannot achieve comprehensive LV 
current ripple cancellation. It is worth pointing out that the 
power transfer capability of PS-TRM [27] relies on the 
difference between primary and secondary port voltages. As 
can be seen from p1 and p4, PS-TRM has larger maximum 
power transfer capability compared to p2 and p3. Additionally, 
it can be observed that the optimised PSM generally has less  
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Figure 15: Loss evaluations for semiconductor devices on both HV and LV sides using different modulation methods with same design parameters. 
losses than PSM-SPS under light and medium power in p1 and 
p2. According to the loss evaluation, a hybrid modulation 
scheme is possible for future investigation, but this paper 
focuses only on the proposed PSM, emphasising on the 
comprehensive LV current ripple cancellation and enhanced 
power transfer capability.  
V. EXPERIMENTAL RESULTS 
The proposed modulation has been validated on a 100 kHz, 
270V-28V prototype, shown in Figure 16. Semiconductors 
listed in Table V have been also used in this prototype. A 
TMS320F2837xD evaluation board from Texas Instruments 
enhanced by a custom interface board has been adopted as the 
digital control platform. The LV terminal voltage is measured 
and controlled by a PI controller as discussed in Figure 10. 
Results are sampled with a LeCroy oscilloscope using 100 MHz 
bandwidth differential voltage probes and 10 MHz bandwidth 
current probes. Results have been plotted using Matlab in order 
to provide clearer waveforms and to facilitate analysis. 
 
Figure 16: Practical experiment prototype of the ABAC converter. 
Experimental results are shown in Figure 17 where the 
ABAC is modulated with PSM-SPS to deliver a power of 10kW 
to the LV resistive load, in the nominal voltage condition. The 
primary, secondary port voltages and secondary, primary 
transformer currents, together with the LV terminal voltage are 
shown from top to bottom in Figure 17. The VLV is well 
regulated with 550mV peak-to-peak ripple.  
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2889861, IEEE
Transactions on Power Electronics
 12 
 
Figure 17: Experimental results using PSM-SPS under P=10kW, VHV=270V 
and VLV=28V.  
Experimental results using optimised PSM are shown in 
Figure 18 (a) highlighting the balanced output inductor currents 
and absence of transformer DC bias, compared to the 
modulation method in [27]. The terminal voltage condition is 
VHV = 170V, VLV = 28V whilst providing 3kW on a resistive 
load. The DC components of current iL3 and iL4 are balanced 
according to the waveform of IL3-IL4. Also there is no DC bias 
current on the transformer, as confirmed by the is2ac waveform. 
Experiment results highlighting the LV currents interleaving 
feature of the proposed PSM scheme are shown in Figure 18 
(b). In the experiment, the AC components of the LV current is 
measured as ILVac. It is clear from the figure that effective LV 
ripple cancellation is achieved between iL1, iL4 and iL2, iL3. As a 
consequence, the VLV peak-to-peak ripple is limited to 540mV. 
It is worth mentioning that under such operating voltage 
condition, the conventional approach PS-PWM [20] can hardly 
transfer any power.  
In accordance with the proposed PSM in Figure 3, the 
inductor currents have a period of 2/fs. Therefore, the shapes of 
iL3 and iL4 is balanced in two switching cycles. Regarding the 
transformer current, in the period θ3- θ5 and θ7- θ9 the capacitor 
C1 and C2 are inserted in the circuit together. However, in the 
period 0 - θ1 and θ11 - θ13 both capacitors are floating. Therefore 
due to voltage variations on clamp capacitors, the shape of is2 is 
different in period θ3 - θ5 and θ7 - θ9 from the shape in the period 
0 - θ1 and θ11 - θ13. Notably, the waveform of vac3 has some 
discrepancies compared to the one obtained in Figure 12 (a) and 
Figure 13 (a), and it presents additional voltage steps on vac3 
when the slope of the transformer current changes. These are 
caused by parasitic grounding inductance between four clamp 
circuits in the prototype and this effect can be removed by 
changing the physical layout of the clamp circuits.  
Comparisons of transformer current stress between PSM-
SPS (also known as “Dd = 1 mode” in paper [25]) and optimised 
PSM under different voltage ratio rV are shown in Figure 19. It 
can be noted that when using optimised PSM, the transformer 
current stress is always smaller than PSM-SPS, especially when 
the load power is decreased and operation voltage varies from 
the nominal value. However, when operating voltages become 
close to the nominal value, the optimisation on peak current 
presents negligible advantages, as already shown in Figure 15.  
Experiment results in Figure 20 and Figure 21 show ZVS 
validations for points A and B in Figure 9. The waveforms are 
obtained under rV above 0.5 in Figure 20 (a) and Figure 21 (a) 
and for rV close to 0.5 in Figure 20(b) and Figure 21(b). As 
predicted by the theoretical analysis, currents are always 
flowing through the anti-paralleled body diode of the 
MOSFETs before being turned on. Therefore, ZVS can be 
achieved for all switches in both cases. 
  
(a) 
 
(b) 
Figure 18: Experimental results with the proposed PSM applied under P=3kW, 
VHV=170V, VLV=28V, emphasising on (a) balanced power transfer, and (b) 
comprehensive LV current interleaving. 
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Figure 19: Transformer secondary current peak value comparisons between 
PSM-SPS and optimised PSM. 
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0
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(b) 
Figure 20: Experimental waveforms for ZVS validation of HV bridge 
MOSFETs at (a) VHV = 154.47 V, VLV = 22 V (rV=0.71) with phase shift values 
Dd=0.91, φ/π=0.3, and (b) VHV = 238 V, VLV = 22 V (rV=0.46) with phase shift 
values Dd=0.97, φ/π =0.14. Time base: 5 μs/div.  
T7:Vds [50V/div]
is1 [100A/div]
T5:Vds [50V/div]
-is1 [100A/div]
T7 ZVS
T5 ZVS
0
0
0
0 iL1 [100A/div]
0 vac2 [100V/div]
iL2 [100A/div]
 
(a) 
T7:Vds [50V/div]
is1 [100A/div]
T5:Vds [50V/div]
-is1 [100A/div]
vac2 [100V/div]
T7 ZVS
T5 ZVS
0
0
0
0
0
iL1 [100A/div]
iL2 [100A/div]
 
(b) 
Figure 21: Experimental waveforms for ZVS validation of LV bridge 
MOSFETs at (a) VHV = 154.47 V, VLV = 22 V (rV=0.71) with phase shift values 
Dd=0.91, φ/π=0.3, and (b) VHV = 238 V, VLV = 22 V (rV=0.46) with phase shift 
values Dd=0.97, φ/π =0.14. Time base: 5 μs/div. 
VI. CONCLUSION 
In this paper, the ABAC converter is introduced as a suitable 
power converter topology to transfer power between 270VDC 
and 28VDC buses in high power MEA applications where 
stringent power quality requirements apply. Conventionally, 
the ABAC converter can be driven with PS-PWM techniques. 
However, PS-PWM presents increased LV current harmonics 
and less power transfer capability when HV and LV vary from 
their nominal values. Therefore, a PSM is proposed and 
optimised. By using the proposed PSM in this paper, maximum 
power transfer capability can be greatly improved compared to 
PS-PWM. It can also achieve comprehensive cancellation on 
LV current at any voltage operation points, resulting in lower 
requirements for passive filtering when compared to the PS-
PWM. 
Simulations and experiments on a 10-KW ABAC converter 
are conducted to verify the theoretical claims. A comparison 
between the presented PSM and PS-PWM has been carried out. 
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The results show the advantage of the proposed method in terms 
of LV power quality and power transfer ability. In addition, 
analysis and validation of the ZVS region are also provided. 
Comparisons between optimised PSM and PSM-SPS is also 
conducted, confirming the merit of transformer current stress 
reduction using the proposed method. 
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